Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interfacing external thread prioritizing policy enforcing logic with customer modifiable register to processor internal scheduler

Interfacing external thread prioritizing policy enforcing logic with customer modifiable register to processor internal scheduler

US Patent 7613904 · Granted Nov 3, 2009

Estimated economic value: $1,670,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for frame time smoothing based on modified animation advance2024
Frame pacing for improved experiences in 3D applications2024
Method of attenuating annular pressure buildup using compressible particles2023
Compressible carbon particles to mitigate annular pressure buildup using compres2023
Virtual machine coprocessor for accelerating software execution2022
Systems and methods for frame time smoothing based on modified animation advance2022
Systems and methods for frame time smoothing based on modified animation advance2021
Enhanced anti-aliasing by varying sample patterns spatially and/or temporally2021
Fault detecting and fault tolerant multi-threaded processors2020
System and method for improving memory transfer2019
Electrical power unit2019
Electrical connector with haptic feedback2019