Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized power delivery to high speed, high pin-count devices

Optimized power delivery to high speed, high pin-count devices

US Patent 7612449 · Granted Nov 3, 2009

Estimated economic value: $39,295,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Providing a lower inductance path in a routing substrate for a capacitor, and re2024
Using intrinsic chip behaviors to generate physically unclonable functions (PUFs2024
Package comprising integrated devices coupled through a metallization layer2023
Package comprising a substrate and a high-density interconnect integrated device2023
Patch substrate configured as a shield located over a cavity of a board2022
Integrated circuit (IC) module comprising an integrated circuit (IC) package and2019
Staggered power structure in a power distribution network (PDN)2019
Toroid inductor with reduced electromagnetic field leakage2019
Embedded layered inductor2018
Inductor embedded in a package substrate2018
Metal-insulator-metal (MIM) capacitor in redistribution layer (RDL) of an integr2017
Apparatus and methods for shielding differential signal pin pairs2016