Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Well bias architecture for integrated circuit device

Well bias architecture for integrated circuit device

US Patent 7598794 · Granted Oct 6, 2009

Estimated economic value: $8,270,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High voltage switch pre-driver circuit2012
Anti-fuse latch self-test circuit and method2010
Charge pump circuit and method for phase locked loop2010
Device and method for sensing programming status of non-volatile memory elements2008
Anti-fuse latch circuit and method including self-test2008
Method and apparatus for converging a control loop2004
Robust clock circuit architecture2004
Multi-modulus counter in modulated frequency synthesis2003
Loadable divide-by-N with fixed duty cycle2002
Clock generator with programmable two-tone modulation for EMI reduction2002
Clock circuit for generating a delay2001
Clock generator with programmable two-tone modulation for EMI reduction2001