Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for preventing gate oxide damage of a trench MOSFET during wafer processing while adding an ESD protection module atop

Method for preventing gate oxide damage of a trench MOSFET during wafer processing while adding an ESD protection module atop

US Patent 7585705 · Granted Sep 8, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systolic array of arbitrary physical and logical depth2024
SGT MOSFET with adjustable CRSS and CISS2021
Divergent control flow for fused EUs2020
Software scoreboard information and synchronization2020
Graphics processor register data re-use mechanism2020
Graphics processor register renaming mechanism2020
Global optimal path determination utilizing parallel processing2019
Software scoreboard information and synchronization2019
Efficient preemption for graphics processors2019
SGT MOSFET with adjustable CRSS and CISS2018
Method for preventing gate oxide damage of a trench MOSFET during wafer processi2011
Method for preventing gate oxide damage of a trench MOSFET during wafer processi2011