Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for wafer level chip scale packaging with passive components integrated into packaging structure

Method for wafer level chip scale packaging with passive components integrated into packaging structure

US Patent 7582511 · Granted Sep 1, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectromechanical system device2025
Method for forming semiconductor device2023
Sensor device and manufacturing method thereof2021
Sensor device and manufacturing method thereof2021
MEMS device and method for forming the same2020
Semiconductor structure and manufacturing method thereof2018
Semiconductor structure and manufacturing method thereof2017
Method of performing a double-sided process2009
Method of fabricating suspended structure2009
Wafer carrier2009
Method of forming suspended structure2008
Method for fabricating semiconductor package with short-prevented lead frame2008