{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Low locality-of-reference support in a multi-level cache hierachy", "item": "https://www.patentleaderboard.com/patent/7581065"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low locality-of-reference support in a multi-level cache hierachy

Low locality-of-reference support in a multi-level cache hierachy

US Patent 7581065 · Granted Aug 25, 2009

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Aquaculture systems and methods2024
Combining load or store instructions2023
Pre-boot network-based authentication2020
Aquaculture systems and methods2020
Issuing instructions to execution pipelines based on register-associated prefere2018
Locking entries into translation lookaside buffers2017
Method and apparatus for cache tag compression2016
Fusing immediate value, write-based instructions in instruction processing circu2016
Multi level indirect predictor using confidence counter and program counter addr2016
Time shifting by concurrently recording and playing a data stream2016
Moveable locked lines in a multi-level cache2016
Moveable locked lines in a multi-level cache2016