Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for graphical analysis and manipulation of circuit timing requirements

Techniques for graphical analysis and manipulation of circuit timing requirements

US Patent 7580037 · Granted Aug 25, 2009

Estimated economic value: $9,862,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for comparing programmable logic device configurations2012
Method and apparatus for compiling programmable logic device configurations2011
Real-time background legality verification of pin placement2011
Methods and apparatus for design entry and synthesis of digital circuits2009
Method and apparatus for comparing and synchronizing programmable logic device u2007
System and method for design entry and synthesis in programmable logic devices2007
Methods and apparatus for design entry and synthesis of digital circuits2006