Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for providing a clock and data recovery circuit with a fast bit error rate self test capability

System and method for providing a clock and data recovery circuit with a fast bit error rate self test capability

US Patent 7571360 · Granted Aug 4, 2009

Estimated economic value: $7,797,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Smart home short-term rental system2025
Method and apparatus for CTLE equalizer adaptation based on samples from error s2022
Complementary data flow for noise reduction2021
Equalizer adaptation based on eye monitor measurements2021
Touch sensitive display utilizing mutual capacitance and self capacitance2017
Integrated video equalizer and jitter cleaner2015
Adaptive signal equalizer with segmented coarse and fine controls2013
Adaptive signal equalizer with segmented coarse and fine controls2013
System and method for providing adaptively equalized data signal with alternatel2012
System and method for providing adaptively equalized data signal with alternatel2012
System and method for adaptively equalizing data signals with higher and lower d2012
System and method for adaptively equalizing data signals with higher and lower d2012