Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of fabricating semiconductor devices having strained dual channel layers

Methods of fabricating semiconductor devices having strained dual channel layers

US Patent 7566606 · Granted Jul 28, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for fabricating a semiconductor device including integrating III-V device2025
Integrated structure for an optoelectronic device and method of fabricating the 2025
Method of fabricating an integrated structure for an optoelectronic device and i2024
Method of reducing semiconductor substrate surface unevenness2024
Rapid prototyping of single-photon-sensitive silicon avalanche photodiodes2022
Apparatus and method for wireless communication2022
Lattice-mismatched semiconductor structures with reduced dislocation defect dens2022
Subpixel circuitry for driving an associated light element, and method, display 2021
Solar cell via thin film solder bond2021
Method of forming a multilayer structure for a pixelated display and a multilaye2020
Semiconductor surface passivation2020
Photovoltaics on silicon2020