Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design verification for a switching network logic using formal techniques

Design verification for a switching network logic using formal techniques

US Patent 7562322 · Granted Jul 14, 2009

Estimated economic value: $18,671,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic baggage-packing device for urban terminals based on artificial intelli2024
Fingerprint identification method for panel, electronic device, and control circ2023
Electronic circuit having display driving function, touch sensing function and f2023
Fingerprint sensing module2022
Acquiring entity webpage link based on topological relationship graph2022
Electronic circuit and a method for generating a fingerprint image2021
Automatic generation of properties to assist hardware emulation2018
Method of bootup and installation, and computer system thereof2018
Automatic generation of properties to assist hardware emulation2017
Controlling communications between a mobile device and a base station2015
Systems, methods, and media for assertion-based verification of devices2015
Method for measuring assertion density in a system of verifying integrated circu2014