Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for measuring assertion density in a system of verifying integrated circuit design

Method for measuring assertion density in a system of verifying integrated circuit design

US Patent 8881075 · Granted Nov 4, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated programmable gain amplifier (PGA) and protection circuit2025
Split-dithering scheme in successive approximation analog to digital converter2025
Reference-ripple compensation technique for SAR ADC2025
System and method for offset calibration in a successive approximation analog to2024
Automatic baggage-packing device for urban terminals based on artificial intelli2024
Fingerprint identification method for panel, electronic device, and control circ2023
Electronic circuit having display driving function, touch sensing function and f2023
Fingerprint sensing module2022
Acquiring entity webpage link based on topological relationship graph2022
Electronic circuit and a method for generating a fingerprint image2021
Power efficient successive approximation analog to digital converter2021
Reconfigurable and customizable general-purpose circuits for neural networks2020