Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Ferroelectric memory array for implementing a zero cancellation scheme to reduce plateline voltage in ferroelectric memory

Ferroelectric memory array for implementing a zero cancellation scheme to reduce plateline voltage in ferroelectric memory

US Patent 7561458 · Granted Jul 14, 2009

Estimated economic value: $12,487,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to maintain power supply voltage during brownout2018
Single sided bit line restore for power reduction2015
Power reduction circuit and method2014
Method of reading a ferroelectric memory cell2013
High reliability and low power redundancy for memory2013
Low-power redundancy for non-volatile memory2013
Data path read/write sequencing for reduced power consumption2012
Memory array power domain partitioning2012
Ferroelectric memory devices with partitioned platelines2011
Ferroelectric memory cell with access transmission gate2010
Plateline driver for a ferroelectric memory2010
Methods and systems for accessing memory2009