Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementation of column redundancy for a flash memory with a high write parallelism

Implementation of column redundancy for a flash memory with a high write parallelism

US Patent 7551498 · Granted Jun 23, 2009

Estimated economic value: $4,415,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device, memory address decoder, system, and related method for memory att2022
Method and system for generating key performance indicators (KPIs) for software 2022
Erase techniques and circuits therefor for non-volatile memory devices2016
Erase techniques and circuits therefor for non-volatile memory devices2016
Method of programming selection transistors for NAND flash memory2015
Clock generator2014
Erase techniques and circuits therefor for non-volatile memory devices2014
Erase techniques and circuits therefor for non-volatile memory devices2014
Method and circuit to discharge bit lines after an erase pulse2014
Memory device in particular extra array configured therein for configuration and2013
Method and system for program pulse generation during programming of nonvolatile2013
Logic circuit for a semiconductor memory device, and method of managing an opera2013