Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shared memory interface in a programmable logic device using partial reconfiguration

Shared memory interface in a programmable logic device using partial reconfiguration

US Patent 7546572 · Granted Jun 9, 2009

Estimated economic value: $6,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preparation of circuit designs for system-on-chip devices and implementation of 2021
Conversion of block model-based circuit designs into circuit implementations2020
Methods and arrangements for content filtering2020
Methods and arrangements for content filtering2020
Hardware description language specification translator2019
User-controlled movement of graphical objects2018
Predictive circuit design for integrated circuits2018
Hardware acceleration device handoff for using programmable integrated circuits 2018
Method and apparatus of graphical object selection in a web browser2017
Method and apparatus of graphical object selection in a web browser2017
Safe low cost web services software deployments2016
Low-risk deployment of web services2016