Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable bias for a memory array

Programmable bias for a memory array

US Patent 7542360 · Granted Jun 2, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Antenna structure2025
Local interconnect power rails and upper power rails2025
Cell layouts2025
Compact memory-in-pixel display structure2025
System and method employing power-optimized timing closure2025
Circuit structure and related method for radiation resistant memory cell2024
Semiconductor device with transistor local interconnects2024
Post-manufacture latch timing control blocks in pipelined processors2024
Semiconductor structure including sectioned well region2024
Back bias control for always-on circuit section enabling leakage reduction durin2024
Deep nwell contact structures2024
Structure and method for delaying of data signal from pulse latch with lockup la2024