{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for evaluating leakage effects on static memory cell access time", "item": "https://www.patentleaderboard.com/patent/7515491"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for evaluating leakage effects on static memory cell access time

Method for evaluating leakage effects on static memory cell access time

US Patent 7515491 · Granted Apr 7, 2009

Estimated economic value: $6,511,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decoupling capacitance in backside interconnect2025
Semiconductor backside transistor integration with backside power delivery netwo2025
Short circuit detection in a read/write assist capacitor of a memory2025
Reconfigurable data processing and storage unit for deep neural networks2024
Current mode signal path of an integrated radio frequency pulse generator2024
Wireless power for sensor arrays2024
Computer service invocation chain monitoring and remuneration optimization2023
High-efficiency transmitter2023
Single ended current mode sense amplifier with feedback inverter2023
Transmitters with dynamic ranges extending beyond supply rails2023
Low power quantum controller2023
Low area multiply and accumulate unit2023