{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Adjustable transistor body bias generation circuitry with latch-up prevention", "item": "https://www.patentleaderboard.com/patent/7514953"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adjustable transistor body bias generation circuitry with latch-up prevention

Adjustable transistor body bias generation circuitry with latch-up prevention

US Patent 7514953 · Granted Apr 7, 2009

Estimated economic value: $7,487,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tuning analog front end response for jitter tolerance margins2023
Apparatus and methods for on-die temperature sensing to improve FPGA performance2019
Apparatus and methods for on-die temperature sensing to improve FPGA performance2017
Integrated circuits with asymmetric and stacked transistors2016
Integrated circuits with asymmetric and stacked transistors2014
Apparatus and methods for power management in integrated circuits2014
Memory elements with increased write margin and soft error upset immunity2014
Self-biased voltage regulation circuitry for memory2013
Integrated circuits with asymmetric and stacked transistors2013
Memory elements with voltage overstress protection2013
Static random-access memory with boosted voltages2012
Performance improvements in an integrated circuit by selectively applying forwar2012