Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Closed-grid bus architecture for wafer interconnect structure

Closed-grid bus architecture for wafer interconnect structure

US Patent 7508227 · Granted Mar 24, 2009

Estimated economic value: $10,625,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Doorbell system with energy storage device2023
Doorbell system with energy storage device2021
Doorbell system with pulse-driven boost rectifier2020
Doorbell system with pulse-driven boost rectifier2019
Carton with dispenser2014
High performance probe system2013
Method of designing an application specific probe card test system2013
Apparatus and method of testing singulated dies2013
Stacked die module2012
Carton with dispenser2012
Method and apparatus for terminating a test signal applied to multiple semicondu2012
Method of expanding tester drive and measurement capability2011