Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power, low phase jitter, and duty cycle error insensitive clock receiver architecture and circuits for source synchronous digital data communication

Low power, low phase jitter, and duty cycle error insensitive clock receiver architecture and circuits for source synchronous digital data communication

US Patent 7501869 · Granted Mar 10, 2009

Estimated economic value: $16,837,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ferroelectrically modulated spin orbit logic device2025
Differentially programmable magnetic tunnel junction device and system including2025
Perovskite-based magnetoelectric spin-orbit logic devices2025
Magnetoelectric spin-orbit device with in-plane and perpendicular magnetic layer2025
Piezo-resistive resonator device having drive and sense transistors with wells o2025
Capacitor with an electrically conductive layer coupled with a metal layer of th2025
Display panel, splicing screen, display device, and method for manufacturing dis2025
Spin-orbit readout using transition metal dichalcogenides and proximitized graph2025
Probabilistic computing devices based on stochastic switching in a ferroelectric2025
Splicing display device2025
Low power hybrid reverse bandgap reference and digital temperature sensor2025
Thin film transistors having semiconductor structures integrated with 2D channel2025