Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast path memory read request processing in a multi-level memory architecture

Fast path memory read request processing in a multi-level memory architecture

US Patent 7500062 · Granted Mar 3, 2009

Estimated economic value: $5,705,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flexible scheme for adding rules to a NIC pipeline2025
Predictive analytics and device tracking to facilitate minimization of alert eve2022
Bus controller and related methods2022
Time synchronization for clocks separated by a communication link2022
Instructions controlling access to shared registers of a multi-threaded processo2021
Instructions controlling access to shared registers of a multi-threaded processo2021
Low power PCIe2021
Extended message signaled interrupts (MSI) message data2021
Time synchronization for clocks separated by a communication link2020
Updating cache using two bloom filters2020
Alternate acknowledgment (ACK) signals in a coalescing transmission control prot2020
Predictive analytics and device tracking to facilitate minimization of alert eve2020