{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Dynamically scalable queues for performance driven PCI express memory traffic", "item": "https://www.patentleaderboard.com/patent/7496707"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamically scalable queues for performance driven PCI express memory traffic

Dynamically scalable queues for performance driven PCI express memory traffic

US Patent 7496707 · Granted Feb 24, 2009

Estimated economic value: $4,380,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Write disturb refresh rate reduction using write history buffer2022
Configurable write command delay in nonvolatile memory2021
Integrated circuit and data processing system having a configurable cache direct2020
Low latency corrupt data tagging on a cross-chip link2020
Low latency corrupt data tagging on a cross-chip link2019
Time tracking with patrol scrub2019
Pre-transmission data reordering for a serial interface2019
Determining demarcation voltage via timestamps2018
Determination of demarcation voltage for managing drift in non-volatile memory d2017
Peripheral component interconnect express (PCIe) ping in a switch-based environm2017
Peripheral component interconnect express (PCIe) ping in a switch-based environm2017
Versatile lane configuration using a PCIe PIE-8 interface2016