Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a strained multi-gate transistor

Method of fabricating a strained multi-gate transistor

US Patent 7494902 · Granted Feb 24, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cointegration of gallium nitride and silicon2022
Method for forming a qubit device2021
Protecting a substrate region during fabrication of a FET sensor2020
Sequential integration process2019
Semi-sequential 3D integration2019
FET biosensor2019
Micro-stimulation and data acquisition from biological cells2019
Insulator material for use in RRAM2019
Monolithic integration of semiconductor materials2019
Monolithic integration of semiconductor materials2019
Semi-sequential 3D integration2018
Selector for RRAM2017