Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for the generation of static noise check data in the layout hierarchical design of an LSI

Method for the generation of static noise check data in the layout hierarchical design of an LSI

US Patent 7493579 · Granted Feb 17, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Comestible product dispensers and methods of making and using same2017
Package for consumable products2015
Package for consumable products2015
Support apparatus, design support method, and computer-readable recording medium2014
Assisting apparatus, method, and program for checking crosstalk noise between hi2014
Floorplanning apparatus and computer readable recording medium storing floorplan2011
Noise checking method and apparatus, and computer-readable recording medium in w2011
Method and device for electronic circuit designing, and computer product2008
Integrated circuit design apparatus, method and program evaluating condition of 2007
Noise checking method and apparatus and computer-readable recording medium which2007
Design data processing method and recording medium2005
Timing budget designing method2004