Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Integrated circuit design apparatus, method and program evaluating condition of functional blocks, assigned to virtual placement regions in each of lower-and higher-rank mounting blocks

US Patent 7191421 · Granted Mar 13, 2007

Assignee

Inventors

View full patent text on Google Patents →