Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Analog-to-digital converter with reduced metastable errors

Analog-to-digital converter with reduced metastable errors

US Patent 7492302 · Granted Feb 17, 2009

Estimated economic value: $7,298,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog delay lines and analog readout systems2022
Least significant bit dynamic element matching in a digital-to-analog converter2018
Sub-harmonic image mitigation in digital-to-analog conversion systems2008
Staggered interleaved Nyquist regions avoid guard band induced holes when sampli2008
Discrete synthesis using staggered Nyquist regions avoids guard band induced hol2008
Reduction of noise and temperature variation in mixed-signal integrated circuits2007
System and method for timing calibration of time-interleaved data converters2006
CMOS controlled-impedance transmission line driver2005
Method of calibrating an analog-to-digital converter and a circuit implementing 2004
Analog-to-digital converter with on-chip memory2004
Logic gates with controllable time delay1992