Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned dual stressed layers for NFET and PFET

Self-aligned dual stressed layers for NFET and PFET

US Patent 7485521 · Granted Feb 3, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metallization stack and method of manufacturing the same, and electronic device 2025
Semiconductor apparatus with isolation portion between vertically adjacent eleme2025
Semiconductor apparatus, manufacturing method therefor, and electronic equipment2025
MRAM, method of manufacturing the same, and electronic device including the MRAM2025
Semiconductor device having ferroelectric layer in recess and method for manufac2025
Semiconductor device and method of manufacturing the same, and electronic appara2025
Semiconductor device, method of manufacturing the same and electronic device inc2025
Semiconductor memory device, method of manufacturing the same, and electronic de2025
Semiconductor device and method of manufacturing the same, and electronic appara2025
Semiconductor device, method of manufacturing the same and electronic device inc2025
Interconnection structure, circuit and electronic apparatus including the interc2025
Strained vertical channel semiconductor device, method of manufacturing the same2025