Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiprocessor system with dynamic cache coherency regions

Multiprocessor system with dynamic cache coherency regions

US Patent 7484043 · Granted Jan 27, 2009

Estimated economic value: $4,993,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus of integrating memory stacks2025
Register, flop, and latch designs inlcuding ferroelectric and linear dielectrics2025
Flexible, scalable graph-processing accelerator2025
Memory sprinting2025
Device and method for accelerating matrix multiply operations2024
Memory sprinting2024
Source devices, sink devices, methods and computer programs2024
Flexible, scalable graph-processing accelerator2024
Error detection and correction in memory modules using programmable ECC engines2024
Method for a reliability, availability, and serviceability-conscious huge page s2023
Device and method for accelerating matrix multiply operations2023
Method and apparatus of integrating memory stacks2023