Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microarchitectural wire management for performance and power in partitioned architectures

Microarchitectural wire management for performance and power in partitioned architectures

US Patent 7478190 · Granted Jan 13, 2009

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Urinary catheter treatment2025
Heterogeneous ML accelerator cluster with flexible system resource balance2025
Autonomous warehouse-scale computers2025
Adaptive tutoring system for machine tasks in augmented reality2025
Authoring systems and methods for enabling bidirectional binding of augmented re2025
Augmented reality platform for collaborative classrooms2025
System and method for spatially mapping smart objects within augmented reality s2024
Augmented reality interface for authoring tasks for execution by a programmable 2024
System and method for authoring freehand interactive augmented reality applicati2024
System and method for embodied authoring of human-robot collaborative tasks with2024
Hardware-optimized neural architecture search2024
Defining and deforming 3D virtual objects using cross-sectional shapes2024