Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of designing semiconductor integrated circuit in which fault detection can be effected through scan-in and scan-out

Method of designing semiconductor integrated circuit in which fault detection can be effected through scan-in and scan-out

US Patent 7475378 · Granted Jan 6, 2009

Estimated economic value: $396,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor integrated circuit, and designing method and testing method thereo2009
Semiconductor integrated circuit and method for testing the same2009
Semiconductor integrated circuit and method for testing the same2009
Semiconductor wiring substrate, semiconductor device, method for testing semicon2008
Methods for evaluating quality of test sequences for delay faults and related te2007
Semiconductor integrated circuit device, method of testing the same, database fo2007
Semiconductor integrated circuit and testing method for the same2007
Semiconductor wiring substrate, semiconductor device, method for testing semicon2007
Method for evaluating delay test quality2007
Semiconductor wiring substrate, semiconductor device, method for testing semicon2006
Method of designing semiconductor integrated circuit utilizing a scan test funct2006
Method for generating test pattern for semiconductor integrated circuit and meth2004