Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Current mode interface for off-chip high speed communication

Current mode interface for off-chip high speed communication

US Patent 7471110 · Granted Dec 30, 2008

Estimated economic value: $40,518,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Haptic based system for bone gap measurement and distraction2025
Optimization of cross-sectional profile shapes for manufacture of structural par2025
Data communication apparatus with receiver employing transmitter supply voltage 2025
Radio frequency interference common mode injection in a C-PHY receiver2025
C-PHY receiver with self-regulated common mode servo loop2023
C-PHY data-triggered edge generation with intrinsic half-rate operation2022
Seperation of low-power and high-speed analog front-end receivers2021
Open-loop, super fast, half-rate clock and data recovery for next generation C-P2021
Fully compensated complementary duty cycle correction circuits2020
C-PHY training pattern for adaptive equalization, adaptive edge tracking and del2019
Calibration pattern and duty-cycle distortion correction for clock data recovery2019
C-PHY half-rate clock and data recovery adaptive edge tracking2018