Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for controlling the formation of an interfacial oxide layer in a polysilicon emitter transistor

System and method for controlling the formation of an interfacial oxide layer in a polysilicon emitter transistor

US Patent 7470594 · Granted Dec 30, 2008

Estimated economic value: $3,121,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trench DMOS transistor with reduced gate-to-drain capacitance2020
Trench DMOS transistor with reduced gate-to-drain capacitance2017
Method and apparatus for preventing unwanted code execution2015
Ohmic contact schemes for group III-V devices having a two-dimensional electron 2015
DMOS transistor with a slanted super junction drift structure2014
DMOS Transistor with a cavity that lies below the drift region2013
Method for manufacturing bipolar transistors2012
System and method for providing a poly cap and a no field oxide area to prevent 2011
Semiconductor apparatus comprising bipolar transistors and metal oxide semicondu2011
System and method for applying a pre-gate plasma etch in a semiconductor device 2011
System and method for increasing breakdown voltage of LOCOS isolated devices2011
System and method for creating different field oxide profiles in a locos process2011