Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a finFET having suppressed parasitic device characteristics

Method of making a finFET having suppressed parasitic device characteristics

US Patent 7470578 · Granted Dec 30, 2008

Estimated economic value: $5,097,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Extraction of resistance associated with laterally diffused dopant profiles in C2017
Partially dielectric isolated fin-shaped field effect transistor (FinFET)2017
Partially dielectric isolated fin-shaped field effect transistor (FinFET)2017
Multi-layered integrated circuit with selective temperature coefficient of resis2016
Junctionless tunnel FET with metal-insulator transition material2016
Junctionless tunnel fet with metal-insulator transition material2016
Fin-type PIN diode array2016
Integrated circuit structure with bulk silicon FinFET2016
Dielectric filler fins for planar topography in gate level2016
Workfunction modulation-based sensor to measure pressure and temperature2015
Integrated circuit structure with bulk silicon FinFET and methods of forming2015
Dielectric filler fins for planar topography in gate level2015