Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Phase error determination method and digital phase-locked loop system

US Patent 7469367 · Granted Dec 23, 2008

Estimated economic value: $828,000

Assignee

Inventors

View full patent text on Google Patents →