Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shared memory bus architecture for system with processor and memory units

Shared memory bus architecture for system with processor and memory units

US Patent 7466160 · Granted Dec 16, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controller to detect malfunctioning address of memory device2025
Controller to detect malfunctioning address of memory device2023
MRAM architecture with multiplexed sense amplifiers and direct write through buf2023
Controller to detect malfunctioning address of memory device2022
Isolating electric paths in semiconductor device packages2022
Controller to detect malfunctioning address of memory device2021
Testing fuse configurations in semiconductor devices2021
Controller to detect malfunctioning address of memory device2020
Vertical selector stt-MRAM architecture2020
Vertical selector STT-MRAM architecture2020
Ferroelectric memory array with variable plate-line architecture2020
Ferroelectric memory array with hierarchical plate-line architecture2020