Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of increasing erase speed in memory arrays

Method of increasing erase speed in memory arrays

US Patent 7462907 · Granted Dec 9, 2008

Estimated economic value: $299,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tilted implant for poly resistors2022
Charge-trapping memory device2020
Apparatus and method for determining an operating condition of a memory cell bas2020
Optimized garbage collection algorithm to improve solid state drive reliability2018
Filament confinement in reversible resistance-switching memory elements2017
Controlling memory cell size in three dimensional nonvolatile memory2017
Semiconductor memory device and method for biasing same2017
Techniques for providing a semiconductor memory device2016
Programming algorithm for improved flash memory endurance and retention2016
Apparatus and method for determining an operating condition of a memory cell bas2016
Techniques for providing a semiconductor memory device2016
Optimized garbage collection algorithm to improve solid state drive reliability2015