Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interconnect-aware methodology for integrated circuit design

Interconnect-aware methodology for integrated circuit design

US Patent 7454733 · Granted Nov 18, 2008

Estimated economic value: $4,805,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DLVR-supplied logic domain operational voltage optimization2025
Digital voltage regulator including mixed-stack power stage2025
Method to limit range of a barcode scanner2025
Miniature long range imaging engine with auto-focus and auto-zoom system2025
Indicia tracking and decoding systems2025
Efficient switching of output stage power driver2025
Imaging systems and associated methods for power management2025
Long-range engine with two cameras having different resolution2024
Device and method for reducing calorie intake2023
Miniature long range imaging engine with auto-focus, auto-zoom, and auto-illumin2023
Systems and methods of transferring user information to different devices2022
Digital linear regulator clamping method and apparatus2022