Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Negative differential resistance field effect transistor for implementing a pull up element in a memory cell

Negative differential resistance field effect transistor for implementing a pull up element in a memory cell

US Patent 7453083 · Granted Nov 18, 2008

Estimated economic value: $3,128,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit on corrugated substrate2014
Damascene process for use in fabricating semiconductor structures having micro/n2012
Metal-insulator-metal (MIM) switching devices2011
Methods of designing an integrated circuit on corrugated substrate2011
Nano-electro-mechanical memory cells and devices2010
Complementary field-effect transistors having enhanced performance with a single2010
Two bit/four bit SONOS flash memory cell2009
Process for controlling performance characteristics of a negative differential r2009
Integrated circuit on corrugated substrate2009
Method of IC production using corrugated substrate2007
Compact static memory cell with non-volatile storage capability2007
Damascene process for use in fabricating semiconductor structures having micro/n2007