Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Secure execution mode exceptions

Secure execution mode exceptions

US Patent 7451324 · Granted Nov 11, 2008

Estimated economic value: $5,286,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Paging hierarchies for extended page tables and extended page attributes2024
Secure public cloud using extended paging and memory integrity2022
Platform first error handling2021
System and method to identify a no-operation (NOP) sled attack2021
Processor support for hardware transactional memory2021
Split-control of page attributes between virtual machines and a virtual machine 2020
Adaptive extension of leases for entries in a translation lookaside buffer2019
Verified sensor data processing2018
Using leases for entries in a translation lookaside buffer2018
Method and apparatus for performing a bus lock and translation lookaside buffer 2018
Processor support for hardware transactional memory2018
Sensor privacy mode2017