Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Descriptor write back delay mechanism to improve performance

Descriptor write back delay mechanism to improve performance

US Patent 7440469 · Granted Oct 21, 2008

Estimated economic value: $5,646,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller with emulative internal memory buffer2014
Packet manager interrupt mapper2009
Exponential channelized timer2009
Fragment storage for data alignment and merger2007
Descriptor-based load balancing2005
Data pend mechanism2005
System having interfaces and switch that separates coherent and packet traffic2005
Addressing scheme supporting variable local addressing and variable global addre2005
System having two or more packet interfaces, a switch, and a shared packet DMA c2005
System having interfaces and switch that separates coherent and packet traffic2004