{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for implementing additional registers in field programmable gate arrays to reduce design size", "item": "https://www.patentleaderboard.com/patent/7420390"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing additional registers in field programmable gate arrays to reduce design size

Method and apparatus for implementing additional registers in field programmable gate arrays to reduce design size

US Patent 7420390 · Granted Sep 2, 2008

Estimated economic value: $16,832,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Large-scale accelerator system energy performance optimization2025
Thermal management of integrated circuits2023
Clock synthesis for frequency scaling in programmable logic designs2023
Peripheral tool2022
Hybrid programmable many-core device with on-chip interconnect2022
Systems and methods for region-based error detection and management in integrate2021
Clock synthesis for frequency scaling in programmable logic designs2021
Thermal management of integrated circuits2021
Peripheral tool2020
Method and apparatus for implementing a system-level design tool for design plan2020
Hybrid programmable many-core device with on-chip interconnect2020
Programmable circuit having multiple sectors2019