Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout method for miniaturized memory array area

Layout method for miniaturized memory array area

US Patent 7418685 · Granted Aug 26, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layouts for sense amplifiers and related apparatuses and systems2025
Apparatuses, systems, and methods for counter-based read clock in stacked memory2024
Apparatuses, systems, and methods for read clock timing alignment in stacked mem2023
Semiconductor device with first-in-first-out circuit2023
Methods and apparatuses for aligning read data in a stacked semiconductor device2023
Layouts for sense amplifiers and related apparatuses and systems2022
Apparatuses and methods for semiconductor devices including clock signal lines2022
Memory core chip having TSVs2022
Program updating system, program updating method, and computer program2021
Methods and apparatuses for aligning read data in a stacked semiconductor device2021
Relay apparatus, transfer method, and computer program2021
Semiconductor device with first-in-first-out circuit2021