Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses, systems, and methods for read clock timing alignment in stacked memory devices

Apparatuses, systems, and methods for read clock timing alignment in stacked memory devices

US Patent 11854601 · Granted Dec 26, 2023

Estimated economic value: $15,560,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuitry borrowing for memory arrays2025
Apparatuses, systems, and methods for counter-based read clock in stacked memory2024
Apparatuses, systems, and methods for counter-based read clock in stacked memory2024
Semiconductor device with first-in-first-out circuit2023
Methods and apparatuses for aligning read data in a stacked semiconductor device2023
Direct-input redundancy scheme with dedicated error correction code circuit2023
Direct-input redundancy scheme with adaptive syndrome decoder2023
Apparatuses and methods for semiconductor devices including clock signal lines2022
Memory core chip having TSVs2022
Circuitry borrowing for memory arrays2022
Direct-input redundancy scheme with dedicated error correction code circuit2021
Direct-input redundancy scheme with adaptive syndrome decoder2021