Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Direct-input redundancy scheme with dedicated error correction code circuit

Direct-input redundancy scheme with dedicated error correction code circuit

US Patent 11132253 · Granted Sep 28, 2021

Estimated economic value: $22,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuitry borrowing for memory arrays2025
Apparatuses, systems, and methods for counter-based read clock in stacked memory2024
Apparatuses, systems, and methods for read clock timing alignment in stacked mem2023
Direct-input redundancy scheme with dedicated error correction code circuit2023
Direct-input redundancy scheme with adaptive syndrome decoder2023
Circuitry borrowing for memory arrays2022
Direct-input redundancy scheme with adaptive syndrome decoder2021
Semiconductor device including bit line groups2015
Memory device and writing method thereof2013
Semiconductor memory device with a write control circuit commonly provided for a2012
Semiconductor device including bit line groups2012
Phase change memory device2011