Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for debugging a system with a hung data bus

Methods and apparatus for debugging a system with a hung data bus

US Patent 7412624 · Granted Aug 12, 2008

Estimated economic value: $7,490,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Seamless firmware update mechanism2025
Method and apparatus for enabling multiple return material authorizations (RMAs)2024
End-to-end device attestation2024
On-device bitstream validation2023
Side-channel attack resistant fuse programming2022
Regional partial reconfiguration of a programmable device2020
Sharing a JTAG interface among multiple partitions2019
Maintaining reconfigurable partitions in a programmable device2019
Regional partial reconfiguration of a programmable device2019
System and methods for debug connectivity discovery2016
Using FPGA partial reconfiguration for codec applications2015
Booting mechanism for FPGA-based embedded system2013