Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power memory controller with leaded double data rate DRAM package arranged on a two layer printed circuit board

Low power memory controller with leaded double data rate DRAM package arranged on a two layer printed circuit board

US Patent 7409572 · Granted Aug 5, 2008

Estimated economic value: $5,650,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-cogging high efficiency electric generator2023
Scalable fluid generator array2020
Method, system, and program product for measuring audio video synchronization us2019
Providing memory management functionality using aggregated memory management uni2018
Multi-threaded translation and transaction re-ordering for memory management uni2018
Systems and methods involving features of terminal operation2018
Systems and methods involving features of terminal operation including TOS-agnos2018
Burst translation look-aside buffer2017
Providing memory management unit (MMU) partitioned translation caches, and relat2017
Systems and methods involving features of terminal operation including user inte2017
Systems and methods involving features of terminal operation including TOS-agnos2016
Dialogue detector and correction2016