Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor integrated circuit with full-speed data transition scheme for DDR SDRAM at internally doubled clock testing application

Semiconductor integrated circuit with full-speed data transition scheme for DDR SDRAM at internally doubled clock testing application

US Patent 7404116 · Granted Jul 22, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adjustable and changeable modular control panel2025
Keyboard and key structure capable of displaying instant image2024
Apparatus for data processing in conjunction with memory array access2023
DRAM with inter-section, page-data-copy scheme for low power and wide data acces2023
Method for preventing differential cryptanalysis attack2022
Method and apparatus for accumulating and storing respective access counts of wo2022
DRAM with inter-section, page-data-copy scheme for low power and wide data acces2022
Apparatus for enhancing prefetch access in memory module2021
Memory architecture with multi-bank memory cell array accessed by local drive ci2018
Multi-bank memory device and system2017
High speed test circuit and method2014
Self-feedback control pipeline architecture for memory read path applications2010