Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for managing address bits during buffered program operations in a memory device

Method and system for managing address bits during buffered program operations in a memory device

US Patent 7404049 · Granted Jul 22, 2008

Estimated economic value: $4,762,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase change memory device, system including the memory device, and method for o2023
Memory device, memory address decoder, system, and related method for memory att2022
Phase change memory device, system including the memory device, and method for o2022
Non-volatile memory device including a row decoder with a pull-up stage controll2022
Non-volatile memory device having a reading circuit operating at low voltage2022
Device for switching between different reading modes of a non-volatile memory an2020
Phase-change memory device with drive circuit2020
Device for switching between different reading modes of a non-volatile memory an2020
Phase change memory device with selector MOS transistors and source line cluster2019
Memory device and method of operation thereof2019
Phase-change memory device with drive circuit2018
Erase techniques and circuits therefor for non-volatile memory devices2016