Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Matching memory transactions to cache line boundaries

Matching memory transactions to cache line boundaries

US Patent 7401184 · Granted Jul 15, 2008

Estimated economic value: $32,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Boot initialization without home node involvement2025
Cache locality when using repurposed cache memory2025
Virtual wire protocol for transmitting side band channels2025
Node identification allocation in a multi-tile system with multiple derivatives2024
Coherent multiprocessing enabled compute in storage and memory2024
Load reduced nonvolatile memory interface2023
Peripheral component interconnect attributes shared using address bits2023
Load reduced nonvolatile memory interface2022
Payload cache2022
Caching for heterogeneous processors2021
Caching for heterogeneous processors2021
Caching for heterogeneous processors2021