Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built in self test circuit for measuring total timing uncertainty in a digital data path

Built in self test circuit for measuring total timing uncertainty in a digital data path

US Patent 7400555 · Granted Jul 15, 2008

Estimated economic value: $7,406,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Providing deterministic frequency and voltage enhancements for a processor2025
System testing using partitioned and controlled noise2024
Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Method to limit the time a semiconductor device operates above a maximum operati2023
Proactive voltage droop reduction and/or mitigation in a processor core2023
Testing bit write operation to a memory array in integrated circuits2023
Methods and systems for leveraging computer-aided design variability in synthesi2023
On-chip supply noise voltage reduction or mitigation using local detection loops2023
Microchip level shared array repair2022
Proactive voltage droop reduction and/or mitigation in a processor core2022
Tunable power save loop for processor chips2021