Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit with a hibernate mode and method therefor

Integrated circuit with a hibernate mode and method therefor

US Patent 7395443 · Granted Jul 1, 2008

Estimated economic value: $11,607,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory select register to simplify operand mapping in subroutines2024
System for scheduling threads for execution2020
Floating-point arithmetic operation range exception override circuit2020
System and method for implementing finite impulse response filter in an audio pr2019
Achieving power saving by a circuit including pluralities of processing cores ba2017
Sending messages in a network-on-chip and providing a low power state for proces2017
Pipeline power gating2014
Integrating display controller into low power processor2010
Method and data processor with reduced stalling due to operand dependencies2007
Method and apparatus for lowering bus clock frequency in a complex integrated da2006
Method and apparatus for lowering bus clock frequency in a complex integrated da2006
Method and apparatus for lowering bus clock frequency in a complex integrated da2006